This paper compares metal oxide semiconductor field effect transistor ͑MOSFET͒ characteristics of TiN metal gate deposited by atomic layer deposition ͑ALD͒ and chemical vapor deposition ͑CVD͒ on Hf-based high-k dielectrics. Despite many similarities between these two techniques, clear differences were found in device characteristics such as equivalent oxide thickness ͑EOT͒, mobility, dopant diffusion, and trap generation. ALD TiN results in a thicker EOT than CVD TiN due to its inherent purging cycle and higher process temperature, but it has a stronger resistance to dopant diffusion. The ALD TiN process also provides better interfacial characteristics, thus better device performance. TiN has been widely studied as a metal gate electrode due to its process maturity in back-end applications.
TiN has been widely studied as a metal gate electrode due to its process maturity in back-end applications. [1] [2] [3] Various TiN deposition techniques, such as physical vapor deposition ͑PVD͒ and chemical vapor deposition ͑CVD͒, have been studied for front-end metal gate application. 4, 5 CVD TiN is generally considered to be more suitable for metal gate processes, since PVD TiN tends to damage the underlying dielectric film and generates bulk and interface traps. 6, 7 More recently, the atomic layer deposition ͑ALD͒ process has shown promising results because it causes less damage and has lower impurity levels. 8, 9 Several previous reports suggest that ALD has a clear advantage over PVD. 8, 10, 11 However, there are not many studies directly comparing ALD and CVD TiN processes. Despite many similarities between these two techniques, we found clear differences in the device characteristics of metal oxide semiconductor field effect transistors ͑MOSFETs͒ with TiN metal gates prepared by the ALD and CVD methods.
Experimental
An ozonated water clean was used as a surface treatment before depositing the gate dielectric. This surface treatment tends to grow 0.5-1 nm chemical oxide under deposited high-k dielectric. HfSiO was used as the gate dielectric except for several control wafers with SiO 2 . ALD was used for depositing HfSiO using the precursors Hf͓N͑CH 3 ͒C 2 H 5 ͔ 4 and Si͓N͑CH 3 ͒C 2 H 5 ͔ 4 with O 3 as the oxygen source. The resultant HfSiO had ϳ20% SiO 2 confirmed by Rutherford backscattering ͑RBS͒ analysis. Hf-rich HfSiO was chosen for the higher k value. A 10 nm TiN layer was prepared by ALD or CVD, which was subsequently capped by 150 nm amorphous Si. A conventional complementary metal oxide semiconductor ͑CMOS͒ flow was used with a 1000°C, 5 s rapid thermal anneal ͑RTA͒ after source/drain ͑S/D͒ implant. BF 2 with a 4 ϫ 10 15 cm −2 dose at 20 keV was implanted as the p + S/D. For the n-MOSFET, As with a 5 ϫ 10 15 cm −2 dose at 20 keV was implanted as the n + S/D. Table I compares the process details of CVD and ALD TiN. Tetrakis͑diethylamino͒titanium ͑TDEAT͒ and TiCl 4 were used as the precursors for CVD and ALD, respectively. The Ti/N ratio was close to one in both materials. Due to the metal organic precursor, the CVD TiN had a relatively high carbon concentration, while less than 1% Cl was found in the ALD TiN film. With each deposition method, the precursors and process temperature were chosen for the optimum process window ͑e.g., deposition rate, uniformity, and impurity level͒.
Results and Discussion
Gate capacitance-gate voltage ͑C-V͒ curves were measured on SiO 2 as shown in Fig. 1 . Comparing the threshold voltage ͑V t ͒ to poly devices ͑not shown͒, the work function of CVD TiN was estimated to be ϳ4.5 eV. ALD TiN exhibited a ϳ70 mV higher work function manifested by the parallel V t shift to positive V g both for nand p-MOSFET shown in Fig. 1 . The work function difference between CVD and ALD TiN may be attributed to the difference in crystal orientation. 12, 13 No difference in equivalent oxide thickness ͑EOT͒ is observed between the CVD and ALD TiN on SiO 2 ͑EOT = 2.85 nm͒. For HfSiO devices; however, there was a clear difference between CVD and ALD TiN. The EOT of HfSiO with ALD TiN was 0.2-0.3 nm thicker. From the C-V curves in Fig. 2a , EOTs of 1.14 and 1.37 nm were calculated for CVD TiN and ALD TiN on HfSiO, respectively. This difference in thickness is due to the different bottom interface layer thicknesses of ALD and CVD TiN devices. Comparing transmission electron microscopy ͑TEM͒ cross sections show that ALD TiN has a ϳ0.7 nm thicker interfacial layer, which is believed to be due to its higher process temperature and inherent purging cycle. The higher temperature ALD process relative CVD is due to TiCl 4 precursor used in ALD process that requires higher process temperature to initiate chemical reaction at the surface. TDEAT is not preferable in ALD process due to high carbon contamination at low temperature. Even at 325°C in CVD process using TDEAT, C concentration is as high as ϳ0.7%. A trace amount of O 2 during the ALD purge cycle could diffuse through the HfSiO layer and grow a bottom interfacial layer. More detailed observations of TEM cross sections are discussed later.
In addition to the difference in EOT, C-V curves are not shifted in parallel. That is, HfSiO devices show ϳ50 mV V t difference ͑⌬V t , below͒ between ALD and CVD TiN similar to SiO 2 samples, but much less flatband voltage ͑V FB ͒ difference ͑⌬V FB , below͒ is observed. Figure 2b compares the delta V FB and delta V t of CVD and ALD TiN on HfSiO measured by C-V curves. Ten different die within the wafer were measured on both CVD and ALD TiN n-MOSFETs. V FB and V t values were extracted by the CVC program.
14 The ⌬V t of the ALD and CVD TiN devices was rather consistent and relatively high ͑40-50 mV͒, whereas the ⌬V FB was less and varied more widely ͑0-30 mV͒. A 20-30 mV difference was observed between ⌬V t and ⌬V FB . To see whether there is staz E-mail: s.c.song@sematech.org tistically significant difference between ⌬V FB and ⌬V t , a two-sample T test was conducted, which found that the difference is statistically significant. A ϳ50 mV ⌬V t is expected from work function difference verified in the SiO 2 devices. The smaller ⌬V FB can be explained by the dynamic electron traps in the CVD TiN sample as illustrated in Fig.  3a and b. In this proposed mechanism, most of electron trapping occurs near the TiN/HfSiO interface. When a negative gate bias is applied, electrons from the CVD TiN fill the traps ͑Fig. 3a͒, shifting the C-V curve toward a more positive direction in the V FB region. When a positive bias is applied, however, trapped electrons are detrapped and flow back to the electrode ͑Fig. 3b, restoring the C-V curve to its original state in the V t region. The traps are considered to be related to impurities, especially carbon, from the metallorganic presursor used in the CVD TiN gate. A recent study demonstrated that carbon plays a role in the electron trap in Hf-based high-k when the carbon atom holds an oxygen position and a dangling bond is left. 15 A large V t distribution ͑within wafer͒ was observed in both ALD and CVD TiN on a p-MOSFET ͑Fig. 4͒. Considering the tight V t distribution in the n-MOSFET ͑not shown͒, the wide V t variation in the p-MOSFET can be attributed to boron diffusion into HfSiO from the boron-doped polysilicon on top of the TiN, creating positive charges. Even though a TiN metal gate was used, boron still can diffuse through the grain boundaries of the TiN layer. 16 It was found that CVD TiN ͑Fig. 4a͒ showed an even wider distribution relative to ALD TiN ͑Fig. 4b͒ based on drain current-gate voltage ͑I d -V g ͒ curves of a 10 ϫ 1 m ͑WXL͒ device measured on more than 20 dies per wafer. p-MOSFETs with ALD TiN show ϳ300 mV of V t variation across the wafer, whereas CVD TiN devices show almost 700 mV of V t variation. In addition to wider V t variation, CVD TiN p-MOSFETs tend to have degraded transconductance and subthreshold swing values as V t moves toward negative, indicating that not only larger amounts of positive charge, but also interface properties are degraded.
A boron profile using secondary ion mass spectroscopy ͑SIMS͒ confirmed more boron diffusion in the CVD TiN device as shown in Fig. 5 . CVD TiN layer has a ϳ10 times higher boron concentration than its ALD counterpart. Both ALD and CVD TiN devices show negligible boron penetration into the Si substrate; most of it remains within the HfSiO layer. A quantitative calculation of boron in HfSiO revealed an almost two times higher boron concentration in HfSiO layer with CVD TiN than with ALD, which can explain the significant shift of V t . The SIMS analysis used the die that showed a ALD TiN has a clear columnar structure with Ͼ5 nm grains. CVD TiN, however, shows a more randomly distributed grain structure with smaller grain size ͑therefore, more grain boundaries͒. The physical thickness difference of the interfacial layer between ALD and CVD TiN is ϳ0.7 nm. The physical 0.7 nm difference to explains the 0.3 nm of EOT difference yields k Ϸ 9 in the interfacial layer.
median V t value. Boron pile-up between the bottom interfacial layer and the silicon substrate was observed in the die that exhibited degraded interface properties.
The microstructural difference of the TiN layer is considered one of the reasons for this enhanced boron diffusion in CVD TiN p-MOSFETs. As shown in Fig. 6a , ALD TiN has a clear columnar structure with Ͼ5 nm grains. CVD TiN in Fig. 6b , however, shows a more randomly distributed grain structure with smaller grain size ͑therefore, more grain boundaries͒. The film density of these two TiN films is also different. From X-ray reflectometry ͑XRR͒ measurements, the density values are 4.42 and 3.64 g/cm 3 for ALD TiN and CVD TiN, respectively. More grain boundaries combined with a lower film density in CVD TiN is believed to be the reason for its enhanced boron diffusion. As mentioned earlier, the ALD TiN device has a 0.2-0.3 nm thicker EOT than the CVD TiN device. The TEM shown in Fig. 6 also revealed that ALD TiN has a thicker interfacial layer underneath the HfSiO film. The difference in the physical thickness of the interfacial layers of ALD and CVD TiN is ϳ0.7 nm. This 0.7 nm difference may explain the 0.3 nm EOT yields a k Ϸ 9 in the interfacial layer, which is about two times higher than the typical k value of SiO 2 . It is speculated that oxygen depletion in the interfacial layer in addition to some Hf atom inclusion could increase the k value. 17, 18 Electron energy loss spectroscopy ͑EELS͒ analysis ͑Fig. 7a and b͒ also shows a thicker bottom interfacial layer in ALD TiN device. From the EELS data, it was also found that significantly less Hf was incorporated into the bottom interfacial layer closer to the Si substrate in ALD TiN device compared to the CVD TiN, which could explain the approximately two times lower interface state density of ALD TiN device. The maximum interface state density measured from the charge pumping technique is 2.44 ϫ 10 10 cm −2 and 1.25 ϫ 10 10 cm −2 for CVD TiN and ALD TiN, respectively. Due to better interface quality, ALD TiN n-MOSFETs with HfSiO exhibit ϳ20% higher peak electron mobility compared to the CVD TiN.
Conclusions
It has been shown that MOSFETs with a TiN metal gate at highk exhibit significantly different device characteristics depending on their preparation method. The differences are mainly due to different process temperatures and precursors. The relatively high deposition temperature and the purging cycle in the ALD TiN process grow an additional interfacial layer underneath the HfSiO, resulting in a 0.2-0.3 nm thicker EOT compared to CVD TiN. Depending on the deposition method ͑particularly the chemical components of the precursor͒, the amount of trapping in the HfSiO layer is also different. Carbon from the CVD TiN process causes more electron traps on top of the HfSiO layer. Due to differences in the grain structure, boron diffusion in p-MOSFETs with CVD TiN was enhanced. The ALD TiN process also provides better interfacial characteristics, thus better device performance. 
